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ABSTRACT 
The Data Format Converter accepts nine-bit parallel binary 
data at a 5-kilohertz rate,  combines the data with time readings, 
and records them on a one-half inch 7 track computer-compatible 
binary tape. The converter is a part of a pulse position modulation 
(PPM) telemetry system, designed by the Sounding Rocket Instru- 
mentation Section .of Goddard Space Flight Center, which is used 
extensively for sounding rocket flights. The computer compatible 
tape can be processed by a computer to analyze the results of rocket 
flight experiments and instrumentation performance. 
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SYMBOLS USED IN DIAGRAMS 
SYMBOL EXPLANATION 
INVERTER-Can be 1/2 of an FpL914 
gate or i t  could be a single transistor 
inverter 
OUT 
IN ,-B-, OUT FpL 900 high fan-out inverter 
IN  2 '.-B-OUT 
IN  2 -D-OUT 
Both of these symbols represent 1/2 of 
the FpL914 "NAND" gate can ; the 
dot implies that the gate i s  functioning 
as an "AND" gate for negative signals; 
the + sign indicates functioning as 
an "OR" gate for positive signals , 
This i s  the FpL903 - 3 input "NAND" 
gate ; a dot or a + indicates "AND" 
or "OR", respectively 
A gate with 4 or more inputs i s  
simply a combination of parallel 
IN n ' y ' & O U T  { FpL 914's 
Diodes are blackened in to prevent 
any possible misinterpretation as 
an inverter 
ANODE CAT H 0 D E 
TOGGLE 
This i s  the symbol for the FpL923 J-K 
flip-flop. Output 5 i s  +3V after a re- 
set. If either pins 1,3, or 6 are not shown 
this omission automatical ly implies that 
the missing pin i s  grounded. 
This i s  the symbol for a one-shot multivibrator 
(generally made from a FpL 914 
can). The (+) output i s  a +3V signal 
the (-) output i s  a +3V to gnd signal 
ix 
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Frontispiece. Data Format Converter in Beltsville PPM Ground Station 
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DATA FORMAT CONVERTER 
INTRODUCTION 
The Sounding Rocket Instrumentation Section of Goddard Space Flight Center 
designed and implemented a pulse position modulation (PPM) telemetry system 
that is used extensively for  sounding rocket flights. Figure 1 shows a block dia- 
gram of the system. The system is used both for real time missions in thefield, 
and at the test or  assembly station, where the experiments and rocket instru- 
mentation a r e  integrated and prepared for flight. The PPM telemetry system 
is divided into two major systems: one is the airborne P P M  system aboard the 
sounding rocket, and the other is a PPM ground station system that receives and 
records the data transmitted by the airborne system. 
Svstem DescriDtion 
This report deals exclusively with the Data Format Converter of the P P M  
ground station. The Data Format Converter accepts nine-bit parallel binary 
data at 5 kilohertz, combines the data with a serial time code, and yields a one- 
half inch computer-compatible binary tape. This tape, with its compacted data, 
is now ready to be fed into a computer to analyze the results of the rocket flight 
experiments and of the instrumentation performance. A one-inch tape on the 
PPM ground station transfers the input data, that is recorded from the sounding 
rocket, into the Data Format Converter. A 7-track binary recorder (one-half 
inch tape) is used to record the computer-compatible output data. 
The telemetry data in 9 bit parallel binary words and a 36-bit NASA unmodu- 
lated serial time code a r e  recorded in real time on the one-inch 16-track tape 
recorder at the P P M  Telemetry ground receiving station. The telemetry system 
can be used at three different data sampling rates;  5 kilohertz, 10 kilohertz, or  
20 kilohertz. When recording the data, the tape recorder is run a t  15 inches 
per  second, 30 inches per second, or 60 inches per second, respectively de- 
pending on the sampling rate. When playing back the tape, only 15 inches per 
second is used so that the data is always reproduced at a 5 kilohertz rate, al- 
though the time code will vary. 
DATA FORMAT CONVERTER SUBSYSTEMS 
The Data Format Converter consists of the four following basic subsystems 
(Figure 2): time code; data memory; format gating; and tape unit and writing 
control. 
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Figure 2. Data Format Converter Subsystems 
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The input of the time-code subsystem consists of serial binary-coded- 
decimal (BCD) time information in the NASA 36-bit format. This time code is 
generated during rocket flight (real flight or simulated) and recorded on tape. 
The time-code subsystem yields outputs of fiftieths of a second, seconds, and 
minutes in a parallel binary format. These outputs a r e  transferred to the for- 
mat-gating subsystem and then combined with data-bit outputs that are generated 
by the data-memory subsystem. Figure 3 illustrates the NASA 36-bit time code 
format. 
Data input to the data-memory subsystem is a nine-bit parallel word oc- 
curring continuously at a 5-kilohertz rate. After 48 words are transferred to 
the data memory subsystem (3 data samples of each of 16 channels), they a r e  
transferred to the format gating subsystem at a 31-kilohertz rate.  This proce- 
dure, in effect, converts the continuous data input into 48-word blocks. Lf the 
read-in time for  48 words is T ,  the output time is T/6. Thus, for 5T/6 the 
memory system has no output. So, during one-sixth of the time, data is trans- 
ferred onto the 1/2-inch digital output tape, while for five-sixths of the time, 
the tape receives no data. 
Sounding rocket data and time information a r e  gated by the format-gating 
subsystem to provide the required format output. Counting-circuits provide 
proper synchronization for the format-gating subsystem. A seven-pin connector 
on the format-gating subsystem is the means of transferring data outputs to the 
magnetic tape. 
Upon proper commands from the system operator, the tape unit and the 
writing-control subsystem provide signals for system operation and for the out- 
put-tape deck control. 
Time Code Subsystem 
The time code subsystem accepts the NASA 36-bit unmodulated time code 
from any source having an output equivalent to that of the Hyperion time-code 
generator. As an option, a time code a t  one-half o r  one-quarter speed can be 
used by proper selection of format speed. One-half speed corresponds to a 10- 
kilohertz data sampling rate,  and one-quarter speed corresponds to a 20-kilohertz 
data sampling rate. It is necessary to detect the beginning of the 36-bit time 
code to provide a synchronization pulse for  the time-code circuits. This is done 
by using Cards 2A and 9. The resultant output marks the beginning of a new 
36-bit word. 
Minutes, seconds, and fiftieths of a second time information a r e  printed, 
eventually, on the output tape record. Each number can be represented by six 
t cps 
5 
binary bits ( 2 O  through 25) .  
characters. 
See Figure 4 for the placement sif these 6-bit 
Logic Cards 3 ,  4 ,  5, 6, 7 ,  and 9 show the functional operation of the time 
code subsystem. The time code enters Card 3 in a BCD serial format for level 
conversion. Cards 4 and 5 convert the serial BCD to parallel binary form; 
Card 5 converts minutes and seconds only. Seconds information is held and 
gated by Card 7. Minutes information is held and gated by Card 6. The greatest 
time resolution, in fiftieths of a second, is provided by binary counting of the 
36-bit time code. There are 100 pulses per second; these are divided by 2 ,  
prior to being counted. The resultant information is held and gated as needed 
by Card 9. 
Data Memory Subsystem 
The basic function of the data format converter is to take 9-bit, parallel, 
5-kilohertz PPM telemetry data and provide a blocked binary tape suitable for 
computer use. The data memory subsystem accomplishes the blocking of data 
as follows: 
The binary data information input to the Data Format Converter consists of 
parallel binary bits 2' through 2 8 ,  at a 5-kilohertz rate. To provide spacing 
between records, the final output tape is blank five sixths of the time. Since the 
input data flows at a continuous rate,  a memory system is needed to accept data 
at  the input rate of 5 kilohertz, and also to provide a data olitput at the high rate 
of 31 kilohertz. Three frames of data; that i s ,  48 binary readings (bits 2' to 28) 
a r e  stored in a shift register at the reference pulse rate of 5 kilohertz. Once 
stored, the 48 readings a r e  shifted out, at the rate of 31 kilohertz, to the for- 
mat gating subsystem. The shift-out time is less than one sixth of the shift-in 
time, therefore, during five sixths of the time there is no data output. 
The memory system for each data bit (there are a total of nine) is composed 
of four sections: 8-bit register 8A, 8-bit register 8B, 20-bit register 20-1, and 
20-bit register 20-11. (See Figures 5 and 6 . )  
A s  an example of subsystem operation, suppose 8A, 20-1, and 20-11 bit 
registers are  filling with 48 data bits at a rate of 5 kilohertz. Once filled, these 
registers are  emptied at the clock-out rate of 31 kilohertz, while register 8B 
accepts the input data at 5 kilohertz. During the time 8B register becomes filled, 
20-1 becomes empty; 8B then connects to 20-1 and both continue to fill at 5 kilo- 
hertz. About 1 millisecond la ter ,  20-11 register becomes empty then connects 
to 20-1. The three registers fill until 48 bits a r e  stored, then shift out to the 
f o r m a t  gating subsystem, at  the rate of 31 kilohertz. Memory control card 14 
directs memory operation. The memory subsystem is controlled by the counting 
and gating circuits of thc format gating subsystem. 
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Format Gating Subsy s tem 
The format gating subsystem provides gating and timing functions for the 
Data Format Converter. This subsystem is csniprised of the following circuit 
cards. Master timing card 8 provides almost all of the timing signals for the 
Data Format Converter. Two cards , 11 and 12, provide gating for  the final 
7-channel output (six channels for data and time, plus one for  lateral parity). 
As  shown in the record format (Figure 7) , several kinds of information may ap- 
pear on any one channel. The final output gates select the correct information 
for any one channel, and also select the correct information to fill a particular 
character. All  gating circuits are so arranged that a particular function is not 
changing while it is being gated to the output. 
Card 15 modifies the outputs from Card 8 so that an optional record format 
can be selected. If Card 15 is not used (the original 99 character record se- 
lected), Card 15 Jumper must be substituted. 
Lateral and longitudinal parity circuits a r e  also provided for the required 
tape checks. Card 10 generates longitudinal parity character and EOF marker 
and check character. Output driver card 16 provides a seven channel output to 
the CEC magnetic tape. 
TAPE FORMAT 
The tape format produced by the  Data Format Converter was so designed 
that the size of the memory system would be minimal. Data enters the system 
at a 5-kilohertz rate, but is written on the tape at a 62-kilohertz rate.  Data 
a r e  stored before written, and the more data in a record, the more storage re- 
quired. For this reason, only three frames of data (three readings of sixteen 
channels) a r e  in an output record. 
On the 99-character record, (Figure 7) the first three characters contain 
time; the next two characters contain the first reading of channel one. There 
a r e ,  all together, 48 readings of data in 96 characters since each reading re- 
quires two characters. (Note that the second character of a particular reading 
is not full.  This allows for  an increased number of bits in a data reading.) 
In the optional 102-character record, three blank characters are added to 
the front of the 99-character format. These characters contain only parity bits. 
All  records a r e  followed by a longitudinal parity character. Parity is an even 
number of bits. The check bit of the lateral parity line is determined by the 
11 
VlVa  91 13NNVH3 . . 
viva i 
viva 91 
viva i 
viva 91  
. 
13NNVH3 
9- 
13NNVH3 . 
0 . 
h- 
13NNVH3 
V lVa S l  13NNVH3 
VlVa E 13NNVH3 
V lVa I 13NNVH3 
m- m 
2- 
0 
0 . 
h- 
Q- 
0- 
w- 
0 0 0 - - - -  r 
m 
Y l a  Z 
S31nNIW m - 
SaN033S cy- 
33s ,OS/l - - 
- 
V 310N I- 
I-  
3dVl  
i i m  
w w  
5 5  
z z  
12 
I -  
longitudinal circuitry. Therefore, the longitudinal check character can contain 
an even number of bits.* 
When the Data Format Cmverter s t q s  writing, the last record is completed 
and followed by an end-of-file (EOF) character, bits one, two, four, and eight. 
The end-of-file (EOF) character is also followed by a longitudinal check charac- 
ter, which is identical to the EOF character. Figure 7 shows the timing for the 
record format. 
Tape Unit and Writing Control Subsystem 
Stop-Start Card 1, Control Card IA, and Driver Card 2 a r e  the functional 
operation electronic circuits of the tape unit and writing control subsystem. 
Card 1 controls the writing operation of the Data Format Converter. In the 
non-write condition, Card 1 disables the output circuits on the longitudinal parity 
card. When the WRITE command is given, circuitry on Card 1 completes the 
first record on the tape, not just a part of a record. When the WRITE command 
is removed (if a record is being written), the record is completed before writing 
stops. Precise timing circuitry provides an end-of-file marker. 
Card l-A provides signals for remote-control operation of the tape deck 
by the front-panel selector switch. Card 2 provides a 62-kilohertz signal and 
timing for 36-bit recognition at all frequencies. 
CARD DESCRIPTIONS 
Stop-Start Card (Card 1) 
Card 1 starts and stops the output records of the Data Format Converter 
at the beginning and end of complete data records. See Figures 8 and 9 for the 
logic diagram and waveforms of card 1. 
Normal Operation Mode 
The normal operation mode is as follows: When the record switch is in the 
OFF position, the normally high (NH) output a t  pin terminal @** is zero volt, 
the normally low (NL) output a t  pin terminal @ is +3 volts. Thus, both ground 
*This format i s  based on an IBM standard program. 
**For each l o g i c  card descr ibed,  p i n  terminal l o c a t i o n s  are  ind ica ted  by a c i r c l e d  number, 
both i n  t e x t  and on each l o g i c  diagram. 
terminal i d e n t i f i e s  the type of p u l s e  referred t o .  
The nomenclature preceding each c a l l e d - o u t  p i n  
13 
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Figure 9. Stop -Start Card 1 ,  Waveforms 
transistors are open, and the 99 gated pulse at  pin terminal @and the output 
timing pulse of card 11 a r e  both inhibited. 
Memory Control Card 14 provides the waveforms necessary for the opera- 
tion of the Data Format Converter. Frame pulse at pin terminal@ is reduced 
in repetition rate  from 312 to 104 hertz. The F/3 output pulse at pin terminal 
@ is the only output from Memory Control Card 14 which is necessary to check 
the operation of the Data Format Converter, without the remainder of the Data 
Memory Subsystem. When the switch is on the RECORD position, zero volt is 
applied to the 3 input AND gate, thus enabling it. Next, the F/3 pulses a r e  
counted, and on the second F/3 pulse, the state of binary A is reversed. NH 
output at pin terminal@ goes to +3 volts and NL output at pin terminal @J goes 
to zero volt. Both 2N3643 transistors a re  turned to ON, and the proper grounds 
a r e  thereby provided to enable the operation of the 99 gated pulse and the output 
timing pulse of Card 11. 
End-of-File Mark 
When the record switch is turned to OFF, binary A is reset  by the next F/3 
pulse. Grounds I and I1 at pin terminals @ and @ a r e  now removed, and the 
99-gated and the output-timing pulses of Card 11 a r e  again disabled. The F/3 
pulses a r e  counted to provide spacing for the end-of-file marker; the marker 
appears on the fourth F/3 pulse. The end-of-file marker f i res  the 0.75-micro- 
second one-shot multivibrator of the longitudinal parity card (Card 10) , and, 
af ter  a 50-microsecond delay, the 0.75-microsecond one-shot multivibrator 
fires again. Both 0.75-microsecond pulses a r e  fed back into the Stop-Start Card 
(Card l), to ground the OR gates of Ground I1 at pin terminal 0. The first end- 
of-file marker is thus printed twice, after which the Data Format Converter 
is turned to OFF. Using a 3M magnetic tape reader,  the end-of-file mark can 
be seen about 4 inches after the last record on the tape. 
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Tape Deck Control Card (Card lA) 
When in the remote control mode, Card 1A provides command signals to 
the tape deck, and also provides a write-enable signal for the Data Format Con- 
verter. (See Figures 10 and 11.) Applying +3 volts to the inputs at pin termi- 
nals @ and 0, (Figures 10 and 11) turns the Data Format Converter to ON and 
to OFF, respectively. In the manual mode, a pushbutton switch controls this 
action; in the automatic mode, a relay in the Hyperion tape search unit controls 
the action. The positive signal activates an input flip-flop that removes switch 
or  relay chatter. A transition in either direction by the flip-flop fires an ad- 
justable-delay one-shot multivibrator . 
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ONE SHOT 
MULTIVIBRATOR 
DELAY 
TO 
I DECK DRIVE 
WRITE 
ZE 
FROM ~ L ~ p ~ ~ ~  1 TAPE 
0- -lov PIN A DECK ABOVE DRIVE 
(FORWARD) 
Figure 10. Tape Deck Control Card lA ,  Logic Diagram 
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Figure 1 1 .  Tape Deck Control Card 1 A, Waveforms 
When the Data Format Converter is turned to ON, the forward command to 
the tape transport occurs immediately, and after the delay, the write-enable 
signal goes positive, enabling the Data Format Converter. When switched to 
OFF, the write-enable signal goes to zero volt immediately, and after the delay , 
the forward command to the tape transport is removed. 
Driver Card (Card 2) 
Card 2 provides many of the waveforms used in the Data Format Converter 
in addition to providing the 62-kilohertz clock pulse for  the entire system. (See 
Figures 12 and 13 .) The clock pulse is generated by a highly stable, adjustable, 
Clapp oscillator which drives a logic one-shot multivibrator with a 4-micro- 
second period. The output is a +3 to zero volt, 4-microsecond pulse, occurring 
at a 62-kilohertz rate. 
Pulses for the interpretation of the 36-bit time code are also provided on 
this card. At  the real time rate of 5 kilohertz, the 36-bit time code from the 
Hyperion time-code generator, or  from the PI tape deck, is a pulse-width modu- 
lated binary signal. A logical 1 pulse is 6 milliseconds, and logical zero pulse 
is 2 milliseconds. For the time to be correctly interpreted, a 0.3-millisecond 
comparison pulse is created after a zero (but during a 1). (See Figure 13.) 
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Figure 12. Driver Card 2, Logic Diagram 
At one-half or one-fourth speed, the pulse changes to 8 and 16 milliseconds, 
respectively (Figure 12). Timing changes a r e  made by changing resistors with 
a switch. 
+3 to zero volt. Also, the 36-bit time code is provided as a +3-to-zero-volt 
signal from a high fanout driver circuit. A high fanout driver circuit is provided 
on this card for the F/3 pulses. Its output, F/3 at pin terminal @ is a positive 
going pulse, and is used throughout the Data Format Converter system. 
The resultant pulse, the time compare at  pin terminal @ , goes from 
1 PPS Generator Card (Card 2A) 
Card 2A generates a one pulse per seond (1 PPS) pulse from the 36-bit time 
code. The pulse should last from the beginning of the T=O marker until the be- 
ginning of the f i rs t  bit, a total time of 10 microseconds. (See Figures 14 and 
15.) The 1 PPS pulse is generated by simply resetting a JK flip-flop with the 
1/50-second AND gate, which occurs a t  exactly T=O, and then setting the flip-flop 
again with the leading edge of the first bit of the 36-bit time code [ 36 bit (-) 1 at  
pin terminal @ . 
l 
I 
When the system is first turned on, however, the 1/50-second counter starts 
, 
, counting in the middle of the time code. It is therefore necessary to reset  the 
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Figure 14. 1 PPS Generator Card 2A, Logic Diagram 
1/50 second counter to zero a t  the proper time. Since this is normally done 
with the 1 PPS pulse (which, in turn, depends on the 1/50-second AND gate), it 
now becomes necessary, for original system synchronization, to provide an 
approximate 1 PPS pulse which does not depend on the 1/50-second counter. 
This can be done by counting ones of the 36-bit time code, to establish a recog- 
nition pattern of the time when five ones are followed by a zero. This condition 
can occur only during the time period prior to T =zero.  The 1 PPS pulse gen- 
CrdtCd by this recognition pattern is approximate , because the recognition 
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pattern is not complete until after the start of the 1 PPS pulse, and the pattern 
is required to produce synchronization for the 1/50 second counter. The 1/50 
second counter then counts to fifty, which occurs exactly at T=zero. This sig- 
nal is OR gated with the approximate 1 PPS pulse, thus producing the desired 
1 PPS pulse which begins a T=zero and lasts 18 milliseconds. 
Time Selector Card (Card 3) 
Card 3 selects the required time information from the incoming 36-bit word, 
and also supplies to the BCD-to-binary converters (cards 4 and 5) the read and 
gate pulses necessary for the BCD-to-binary conversion. See Figures 16 and 
17. 
Of the time information available in the 36-bit code, only seconds and min- 
utes information is used; that is, only the first four bits of the first four 10-bit 
words a r e  used. Referring to the block diagram and the waveforms, the 36-bit 
input at pin terminal @ , from driver Card 2 ,  is inverted as shown. Flip-flops 
I ,  11, 111, and IV count to 10, four times. Flip-flop IV is zero for four counts, 
and 1 for  six counts. The output of flip-flop IV gates the desired information 
from the 36-bit code. Flip-flops A and B allow four counts of ten to occur, then 
stop the operation until they a r e  reset  by the 1 PPS pulse at pin terminal @ . 
In the resulting pulse train, the data time output at pin terminal @J is high, ex- 
cept when a 1 appears on the time code as shown. 
Read loutput, at pin terminal @, goes high at the end of the allotted time 
for 1 in the 36-bit code. Read 2 output, at pin terminal @, goes high at the end 
of the time allotted for 2 in the time code. Read 4 output, at  pin terminal @ and 
read 18 output at pin terminal @ , operate in a similar manner. 
The gate outputs for 1, 2 ,  4, and 8 seconds, at pin terminal@, is low only 
during the intervals indicated. The other gate outputs, at pin terminals @ , @ , 
and@, a r e  similar. The time reset  output, at pin terminal@, is a positive- 
going pulse at the end of the 1 PPS pulse a t  pin terminal@. 
BCD-Binary Converter Cards (Cards 4 and 5) 
Decimal digits a r e  usually coded in binary numbers, and physically imple- 
mented by binary-state devices. A binary-coded decimal (BCD) number system 
is thus one in which the decimal digits a r e  represented by a binary code. 
When properly interconnected with time selector Card 3, the BCD-binary 
card converts the BCD code of the 36-bit Hyperion format to a binary represen- 
tation (Figure 18). Card 4 converts seconds, and Card 5 converts minutes. The 
conversion is accomplished in a serial manner, from the serial BCD input, with 
22 
_I 
0 
23 
24 
L 
W 
c 
25 
a 
0 
the final result held in flip-flops 2O through Z 5  , as shown in Figure 18. The 
flip-flops are read at  the next 1 PPS pulse, so that the time read is always 1 
second late; that is, the time read refers to the preceding second. 
General circuit operation is as follows; suppose reset  at pin terminal @ has 
occurred, it resets all output binaries to zero. This reset  also occurs at the 
end of the 1 PPS pulse. One of the unit seconds appears as data time input at 
pin terminal 31 , and its value (0 or  1) is transferred to the binary output 2' at 
pin terminal 8 28 . Two is transferred to the binary output 2' , at pin terminal@, 
by the read 2 input at pin terminal @ . Digit four of the unit-seconds appears, 
and is transferred to 2 2  output at pin terminal @ . 
Note that units of a BCD code (0 through 9) a r e  the same as binary units. 
Ten is gated by 10, 20 , 40 input at pin terminal @ and transferred to Z 3  and 2 ' . 
If 2'  is 1, a carry digit to Z 2  occurs. This will be the case,  with an input of 
12. Twenty is transferred to Z 2  and Z 4 .  If 2 is 1, a carry occurs (as in 24) 
to Z 3 .  If Z 3  is 1, a carry to z 4  occurs. Table 1 shows how some transfers 
from BCD to  binary (including carry digits) occur in the numbers 1 through 59. 
Testing of the circuit should be done with the Hyperion time-code generator, in 
the preset mode of operation. The output number can then be advanced manually. 
Read Pulse Generator, and Minutes and Seconds Holding Registers 
(Cards 6 and 7) 
The read pulse generator produces pulses for  the reading of the time-holding 
registers. The lack of synchronization between time and data signals necessi- 
tates this circuit. See Figures 19 and 20. 
The seconds and minutes BCD-to-binary converter cards may be examined 
at any time during the 10-millisecond 1 PPS pulse at pin terminal @ of Card 6. 
Flip-flop A is set  by the 1 PPS pulse. The minute and seconds will not change 
for  10 milliseconds. One F (+) pulse at pin terminal@ of Card 6 will reset  
flip-flop A during this 10 milliseconds, since the frequency of the F/3 pulse is 
104 hertz and 1/104 less  than 10 milliseconds. This procedure ensures that the 
minutes-and-seconds holding-registers a r e  updated each second. Flip-flop B 
is set at the same time as is the edge of the pulse which causes the 1/50-second 
count to be updated by one. It will remain se t  for  0.1 microsecond to allow the 
counting to occur and will then be reset  by the F/3 pulse. Resetting produces 
the read signal for  the 1/50-second holding register.  In the final output, the 
same 1/50 second will generally appear three times, since the frequency of the 
F/3 pulse is approximately greater than 3/50 second. 
In summary , the minutes-and-seconds holding-registers a r e  updated once 
each second, and the 1/50-second register is updated once each 1/50 second. 
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Table 1 
Data Format Converter 
BCD - Binary Converter Cards 
Card 4 and Card 5 
The following table shows how representative numbers 10, 16,  and 59 enter 
in BCD and how they a r e  transferred to binary output flip-flops 2 through 2 ’. 
Essential to the conversion process is the carry operation performed whenever 
a particular flip-flop counts twice. The least significant BCD bits a r e  received 
first. 
NUMBER 
10 
16  
59 
BCD INPUT 
1 2 4 8 10 20 40 
1 
1 
1 
1 
1 
1 
1 
1 
BINARY OUTPUT 
32 1 6 8 4 2  1 
FINAL 
ANSWER 0 0 1 0 1 0 
1 
1 
1 1 
CARRY 1 1 1  
FINAL 
ANSWER 0 1 0 0 0 0 
1 
1 
1 1 
~~~ 
1 1 
CARRY 1 
FINAL 
ANSWER 1 1 1 0 1 1 
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If any of the time information happens to be changing when an F/3 pulse occurs, 
no updating occurs. It will, however, be updated on the next F/3 pulse, 9 milli- 
seconds later. This system ensures that the most recent possible time is always 
available to be read. 
Master Timing Card (Card 8) 
Card 8 provides the primary gating signals for the entire Data Format Con- 
verter. See Figures 21 and 22. The timing sequence begins with every F/3 pulse, 
at pin terminal@. A 62-kilohertz oscillator, not in synchronization with the 5- 
kilohertz or frame pulses, provides pulses which a r e  counted by flip-flops. After 
the F/3 pulse, ninety-nine 3-microsecond pulses a r e  allowed to pass gate 99 at 
pin terminal@. These ninety-nine 3-microsecond pulses are used in the final 
output gating. 
The first interval , between pulses 1 and 2 of the 99 pulses, is used for  read- 
ing 1/50 second. The pulse provided is gate 1/50 second at pin terminal@. 
During the second interval, between pulses 2 and 3, seconds a r e  read by means 
of the gate-seconds pulse at pin terminal@. The third interval is used to gen- 
erate the gate-minutes pulse at pin terminal@, which allows minutes to be read. 
During intervals 4 and 5, the data of channel 1 is read from the memory. 
Simultaneously with pulse 6, there occurs the 31-kilohertz shift-pulse at pin 
terminal@, which shifts the data into the memory system by one element, SO 
that the data of channel 2 is now in position to be read. Reading occurs during 
intervals 6 and 7 .  The 31-kilohertz gate pulse at pin t e rmina lBga te s  the data 
of a particular channel so it is placed in adjacent characters. See the tape for- 
mat description (Figure 7) .  
In the case of the optional 102 character format, the F/3 (+) pulse is delayed 
in reaching Card 8. Card 15 gates three 62-kilohertz pulses. Following these 
three pulses, the F/3 (+) delayed-pulse initiates the operation of Card 8 as usual. 
Holding Register and Gates Card 1/50 Second Count (Card 9) 
The 36-bit time code input at pin terminal@ has 100 pulses per second. 
These are divided by two, and then counted in a binary fashion to yield 1/50 sec- 
ond. The counting procedure is then reset ,  with the 1 PPS pulse at pin terminal 
0. See Figure 23. The binary counter is read by the read 1/50-second pulse 
at pin t e r m i n a l a a t  a time when it is not changing, and the accumulated number 
is held in a flip-flop holding-register. The gate 1/50-second pulse a t  pin termi- 
nal@, from the master timing card, reads the holding register at the correct 
time. 
30 
31 
F/3 PULSE 30 o h  
etc - I 62 kHz CONTINUOUS @) ~ 
The 62-kHz pulses which are 4 microseconds wide, come from the 
internal oscillator and are not i n  synchronization wi th the F/3 or 
the 5-kHz reference pulses. 
There are 99 62-kHz pulses of 
BURSTS 
- 
i GATE 99@ 
BURSTS 99 - ... 
? 
1 g SEC 
GATE 
... 
GATE 
Figure 22. Master Timing Card 8, Waveforms 
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The outputs of certain counting-register flip-flops a r e  gated to provide the 
1/50-second AND output at pin terminal @, which is used to generate the 1 PPS 
pulse. Initially, a pulse from the 1 PPS generator card resets ,the 1/50-second 
counter. This reset pulse occurs approximately 4 milliseconds after the begin- 
ning of a new time frame. The 1/50-second AND occurs exactly at the beginning 
of the time frame. The AND is sensed by the 1 PPS generator card,  now pro- 
ducing a reset pulse which occurs exactly at  zero. The 1/50-second counters 
a r e  then reset. Thus, when the circuit is working, the 1/50-second AND lasts 
only nanoseconds, and it is difficult to see on an oscilloscope. 
Longitudinal Parity Card (Card 10) 
Card 10 examines all data lines, and prints a longitudinal parity bit at the 
end of a data-block in each channel which contains an odd number of bits (Figure 
24). 
The F/3 (+) pulse, at pin terminal@, resets the flip-flops before each data 
block. The flip-flops reverse the state (toggle) on each 1 bit, and hold the count. 
The 99-gated signal goes positive at the end of the data block and fires a 50- 
microsecond one-shot multivibrator , which then fires a 0.75 microsecond one- 
shot multivibrator to examine the states of the counter flip-flops, and to print 
the proper parity character. During this sequence NL input-signal at pin termi- 
nal @ is low and NH input-signal at  pin terminal @ is high. These signals come 
from start-stop Card 1. Groups I and I1 of the OR gates a r e  grounded through 2 
transistors. These 2 transistors a r e  controlled by stop-start Card 1, and a re  
saturated during normal operation. 
When the Data Format Converter is turned to OFF, the transistors of Groups 
I and I1 a r e  conditioned so that nothing can be printed between the last longitudinal 
parity and the end-of-file. The transistor of Group I1 is again saturated during 
the end-of-file marker,  to provide ground. 
The longitudinal parity Card 10 circuit examines all 7 channels of the output 
format. The lateral parity bit of the longitudinal parity character is therefore 
determined by this card,  and not by the lateral parity generator. It does not nec- 
essarily contain an odd number of bits. 
0utput.Timing and Final Output Gates (Card 11) 
Card 11 provides output-timing pulses a t  a time when no information is 
changing. Output lines 1, 2 ,  4 ,  8, A ,  By and P a r e  gated by the same output- 
timing pulse at pin terminal @to avoid any skewing of information. See Figures 
25 and 26. 
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Figure 24. Longitudinal Parity Card 10, Logic Diagram 
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Figure 26. Output Timing and Final Output Gates Card 11, Waveforms 
The 62-kilohertz pulse train is used to gate all data. These data a r e  read 
by the output gates on this card, and on Card 12, 5 microseconds after a 62- 
kilohertz pulse, to ensure that no information is changed during gating. The 
output-timing pulses at pin terminal @ are 0.75 microsecond. Two one-shot 
multivibrators on Card 11 provide both the 5-microsecond delay and the 0.75- 
microsecond gating pulses. The input signal NL at pin terminal@ prevents any 
output-timing pulses from occurring before the Data Format Converter is turned 
to ON, or  after it is turned to OFF, by disabling the 0.75-microsecond one-shot 
multivibrator . 
Data Control and Final Output Gates (Card 12) 
Final output gates for 4 channels, plus data gating control, a r e  contained on 
Card 12 (Figures 27 and 28). Since 9 channels of data a r e  to be read onto 6 
output-channels , data reading must be staggered in time. (Refer to the descrip- 
tion of tape format, Figure 7.) Data from one P P M  channel appears in two 
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Figure 27. Data Control and Final Output Gates Card 12, Logic Diagram 
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magnetic tape characters. Data for the first character is gated by output gate 
data at pin terminal@. Data in the second character is gated only on Card 12. 
Gating control appears at testpoint A (Figure 28). All inputs to a particular tape 
channel a re  collected in OR gates. The OR gate outputs are first transferred to 
the lateral parity generator (Card 13) and then back to the final output gates 
(Card 12). 
Three extra characters can be added at the beginning of the 99-character 
record. (See Figure 7.) For these three characters to be blank (except for  
parity) , an extra gating inhibit-input is needed, and the 3C inhibit (Card 12) at 
pin terminal@, is used. The inhibit-input is not used when only the 99-charac- 
ter  record output is desired. 
Lateral Parity Card (Card 13) 
Card 13 examines data output to output lines 1, 2 ,  4, 8, A ,  and B, and gen- 
erates a 1 whenever there are an even number of 1's a t  the input lines. (See 
Figure 7 .) Negative logic is used , and the output from the card appears in line 
7 of the tape format. (See Figure 29.) 
Memory Control Card (Card 14) 
Card 14 provides the basic waveforms necessary for the operation of the 
Data Format Converter (Figures 30 and 31). The frame input at pin terminal 
@is reduced in repetition rate from 312 to 104 hertz. The F/3 output pulse at 
pin terminal @ is  the only output from this card which is necessary to check the 
operation of the Data Format Converter without using the memory system 
circuits 
The F/3 pulse provides synchronization for Card 14. Flip-flop I changes 
its state with the F/3 pulse, thus gating the data inputs to f i l l  register 8A on one 
F/3 pulse, and to f i l l  register 8B on the next F/3 pulse. The changes of state 
(toggle) inputs to fill-register 8A and to fill-register 8B (toggle inputs at pin 
terminals @ and 0) a re  controlled by the circuitry of Card 14. Card 14 also 
provides the 5-kilohertz reference pulse at pin terminal @ for shifting data in, 
as well a s  the 31-kilohertz shift-pulses at pin terminal@. 
The leading edge of the ninth reference pulse, which changes the state of 
(toggles) flip-flop 11, controls the toggled inputs to the 20-bit shift-registers at 
pin terminal@. Between reference one and nine, registers 20-1 and 20-11 are 
shifting a t  a rate of 31-kilohertz. Data a rc  being read on the ninth reference; 
flip-flop I1 reverses (changing the shift pulses which go to the first 20-bit regis- 
ter) to !Fkilohertz, to accept more data. Count 8 input at pin terminal @trig- 
gers a one-shot multivibrator on Card 15 which, after a delay of approximately 
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Figure 31. Memory Control Card 14, Waveforms 
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1 millisecond, changes the state of the flip-flop on Card 15, ch-ing the shift 
rate to the second 20-bit register back to 5-kilohertz. Synchronization between 
flip-flop I1 of Card 14 and the flip-flop on Card 15 is maintained by flip-flop reset  
14. This slight delay for register 20-11 is necessary to accommodate extra char- 
acters at the beginning of the original 99 character format. 
Card 15 (Add Characters Card) o r  Card 15 Jumper 
Card 15-Card 15 is i. cluded so that additional characters may be added to 
the original 99 character record. Currently, three extra blank (except for lat- 
eral parity) characters may be added to give a total of 102 characters (an even 
multiple of 6) for convenience in Fortran programming. See Figures 32 and 33. 
The Data Format Converter wiring system is such that the F/3 pulej enters 
Card 15 before going to the master timing card. If three characters a r e  to be 
added, the F/3 pulse is delayed until two 62-kilohertz pulses a r e  counted. Then, 
the F/3 delayed pulse at pin terminal @ is produced, initiating other functions 
of the system. A third 62-kilohertz pulse is then produced. Together, the three 
62-kilohertz pulses perform an OR function, before the ninety-nine 62-kilohertz 
pulses a re  produced by the master timing card (Card €9, thus providing space 
for 102 characters. The 3C input pulse at pin terminal @ is necessary to inhibit 
data-gating in Cards 11 and 12,  in order that the extra three characters may be 
blank. Parity generation is not changed with the addition of the three characters, 
therefore, the extra three characters contain only a lateral parity bit. 
In addition, Card 15 contains circuitry to provide the gating for the reverse- 
state (toggle) pulses to all 20-II registers of the memory system. See the data 
memory subsystem explanation (Page 6) for details of the function of this addi- 
tional circuitry. 
Card 15 Jumper-If the additional three characters generated by Card 15 a r e  
not desired, Card 15 jumper must be used. See Figure 34. When the jumper 
card is in place, the ninety-nine 62-kilohertz pulses at pin terminal@ a re  con- 
nected to pin terminal @, while the F/3 pulses a t  pin terminal @ a r e  connected 
to pin terminal@, thus bypassing the normal configurations. The jumper card 
also contains circuitry to provide change of state (toggle) pulses to the 20-11 reg- 
isters of the memory system. Both Card 15 and Card 15 Jumper contain a double 
inverter circuit (through which input pulse 20-1 passes) to delay this signal. This 
delay ensures that the change of state (toggle) pulses to 20-11 occur before those 
to 20-1, thus also ensuring that no data is lost when shifting from 20-1 to 20-11. 
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Output Driver Card (Card 16) 
Card 16 is necessary when the Data Format Converter is used with the CEC 
DR-3000 data tape unit, using positive logic (Figure 35). The output driver, as 
shown, produces a zero to +10 volt output, from a zero to +3 volt input signal. 
There a re  seven identical circuits on the card to handle seven input lines. If a 
different tape unit is used, Card 16 should be altered to meet its particular input 
requirement. 
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Figure 35. Output Driver Card 16, Logic Diagram 
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